TUTORIAL 818

Digital Adjustment of DC-DC Converter Output Voltage in Portable Applications

Aug 06, 2002

Abstract: This tutorial discusses methods for digitally adjusting the output voltage of a DC-DC converter. The digital adjustment methods are with a digital-to-analog converter (DAC), a trim pot (digital potentiometer), and PWM output of a microprocessor. Each method is assessed and several DACs and digital potentiometers presented.

There are many portable applications that optimize circuit performance by adjusting the output voltage of a DC-DC converter. For instance, many microprocessors can operate at a low voltage to save power, and then operate at a high voltage for increased processing power. Switching between these operating modes requires adjusting the output voltage of a DC-DC converter. Another example is an LCD display; as its temperature changes, the voltage applied to it must change to maintain the correct contrast ratio.

Adjustments made via digital control have proven to be the most reliable method of performing these and other voltage adjustments. A manual trim pot may be used, but it is often large and can suffer from reliability problems due to wear associated with the manual adjustments; furthermore, it cannot be adjusted under microprocessor control. This article discusses several methods of digitally adjusting the output voltage of a DC-DC converter, with emphasis on devices for portable applications.

Different Digital Method

There are three main methods of digitally adjusting the output voltage of a DC-DC converter:

- A digital-to-analog converter (DAC)
- A trim pot (digital potentiometer)
- A PWM output of a microprocessor (MPU)

DACs

A DAC is simply a digitally-controlled voltage source. The digital interface to a DAC can be either serial or parallel. For applications where the DAC update rate is fairly low (such as DC-DC voltage adjustments), serial interfaces are typically used. They are smaller, using only 2 or 3 wires for a serial interface, compared to 8 to 16 wires for a parallel interface. Fewer pins produce smaller packages, and therefore lowers cost.

The main specifications to consider for a DAC are:

- **Supply voltage**: 3V or 5V supplies are typically required for portable applications.
- **Supply current**: low current extends battery life.
- **Output voltage swing**: the output swing is usually from 0V to \( V_{REF} \) (the DAC’s reference voltage).
- **Number of bits of resolution**: The number of bits of resolution determines how many adjustment steps the DAC will have. The number of steps is equal to $2^N$, where "N" is the number of bits of resolution of the DAC. A 6-bit DAC, for example, will have $2^6$, or 64 steps; while an 8-bit DAC will have $2^8$, or 256 adjustment steps.

Note: The step size at the DAC output is the output voltage swing divided by the number of DAC steps. For example, the MAX5361, a 6-bit DAC with a 4V output voltage swing, has a step size of 62.5mV (4V output voltage swing/$2^6$ steps).

- **Error sources**: There are several error sources to consider:
  - **Full-scale voltage error**: For DACs with <= 8-bits of resolution, this error is generally the largest, and will have the greatest effect on overall system accuracy. Low-cost devices can have errors as large as ±25%. However, this initial error can be calibrated out. Calibration usually occurs at production test or the error can be compensated for by using an in-system ADC.
  - **Offset voltage error**: This can also be a large error source, and can be calibrated out if too large.
  - **Differential nonlinearity (DNL)**: It is usually necessary that the output of the DAC be monotonic (i.e., increasing or flat output change for increasing input code). This requires a DNL of ±1 LSB (max).
  - **Integral nonlinearity (INL)**: This specification is usually tight enough so as to not be important in these applications.
  - **Temperature coefficient**: The output voltage has a temperature dependence. This error source cannot be calibrated out at production, unless the system is tested over temperature, although it can be calibrated out using an on-board ADC if its temperature drift is low enough. Typically, the temperature drift is small enough so as to not be a problem.

- **Internal or external voltage reference**: Inexpensive devices with internal references are available. However, if an accurate system reference (i.e., an external reference) is available, it may be used for improved performance.

- **Type of interface**: serial or parallel. Serial interfaces are required for small size. Typical choices are SPI™, I²C, SMBus™, or bit-banging. Bit-banging entails using general purpose I/O pins to provide the controls necessary for the DAC. The type of interface chosen is a function of the interface(s) supported by the system processor.

- **Package size**: smaller is better. Very small SOT or SC70 packages are available.

- **Volatile or nonvolatile settings**: Most DACs have volatile output voltage settings (i.e., they forget their output setting if power is removed). This generally does not pose a problem, since most systems have some sort of nonvolatile memory, which can be used in conjunction with the DAC. Nonvolatile DACs are also available. These devices retain the DAC register setting in on-chip memory so the DAC can "remember" its output setting even if power is removed.

### Table 1. Key specifications for representative DACs

<table>
<thead>
<tr>
<th>Specification/device</th>
<th>MAX5360</th>
<th>MAX5361</th>
<th>MAX5363</th>
<th>MAX5364</th>
<th>MAX5380</th>
<th>MAX5381</th>
<th>MAX5383</th>
<th>MAX5384</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply voltage (V)</td>
<td>2.7 to 3.6</td>
<td>4.5 to 5.5</td>
<td>2.7 to 3.6</td>
<td>4.5 to 5.5</td>
<td>2.7 to 3.6</td>
<td>4.5 to 5.5</td>
<td>2.7 to 3.6</td>
<td>4.5 to 5.5</td>
</tr>
<tr>
<td>Supply current (µA typ)</td>
<td>150</td>
<td>150</td>
<td>150</td>
<td>150</td>
<td>150</td>
<td>150</td>
<td>150</td>
<td>150</td>
</tr>
<tr>
<td>Shutdown current (µA max)</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Output voltage swing</td>
<td>0V to $V_{REF}$</td>
<td>0V to $V_{REF}$</td>
<td>0V to $V_{REF}$</td>
<td>0V to $V_{REF}$</td>
<td>0V to $V_{REF}$</td>
<td>0V to $V_{REF}$</td>
<td>0V to $V_{REF}$</td>
<td>0V to $V_{REF}$</td>
</tr>
<tr>
<td>Bits of resolution</td>
<td>6</td>
<td>6</td>
<td>6</td>
<td>6</td>
<td>8</td>
<td>8</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>Full scale voltage error (max)</td>
<td>10%</td>
<td>10%</td>
<td>10%</td>
<td>10%</td>
<td>10%</td>
<td>10%</td>
<td>10%</td>
<td>10%</td>
</tr>
<tr>
<td>Full scale error</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
### Design Example (Adjustable LCD Output Voltage)

In the circuit of Figure 1, assume that it is desired to have the DC-DC converter’s \( V_{\text{OUT}} \) to be adjustable from a low of \( V_{\text{OUT(MIN)}} \) to a high of \( V_{\text{OUT(MAX)}} \).

![Figure 1. DC-DC converter with DAC for \( V_{\text{OUT}} \) adjustment.](image)

The highest DAC output voltage is \( V_{\text{DACHIGH}} \). Due to the error sources listed above, there is a tolerance on the \( V_{\text{DACHIGH}} \) voltage. The higher voltage is \( V_{\text{DACHIGH(MAX)}} \), and the lower voltage is \( V_{\text{DACHIGH(MIN)}} \). Similarly, the low output voltage has a low and high voltage limit, \( V_{\text{DACLOW(MAX)}} \) and a \( V_{\text{DACLOW(MIN)}} \), respectively.

R1, R2, R3, and the reference all have errors, resulting in the following MIN and MAX variables for these
parameters: R_{1\text{MAX}}, R_{1\text{MIN}}, R_{2\text{MAX}}, R_{2\text{MIN}}, R_{3\text{MAX}}, R_{3\text{MIN}}, V_{\text{REF(MAX)}}, V_{\text{REF(MIN)}}.

The output voltage of the LCD (V_{\text{OUT}}) can be calculated by noting the following:

\[ V_{\text{OUT}} = V_{\text{REF}} + i_1 R_1 \quad \text{(Eq. 1)} \]
\[ i_1 = i_2 + i_3 \quad \text{(Eq. 2)} \]
\[ i_2 = \frac{V_{\text{REF}}}{R_2} \quad \text{(Eq. 3)} \]
\[ i_3 = \frac{(V_{\text{REF}} - V_{\text{DAC}})}{R_3} \quad \text{(Eq. 4)} \]

Substituting Equations 2 through 4 into Equation 1 yields:

\[ V_{\text{OUT}} = V_{\text{REF}} (1 + \frac{R_1}{R_2}) + \frac{(V_{\text{REF}} - V_{\text{DAC}})}{R_3} \] \quad \text{(Eq. 5)}

From Equation 5, it can be seen that the maximum output voltage occurs for the minimum DAC voltage, and that the minimum output voltage occurs for the maximum DAC voltage.

To ensure that the desired output swing is achieved, choose values of R_1, R_2, and R_3 such that Equations 6 and 7 are met:

\[ V_{\text{OUT} \text{MAX}(\text{LOW})} = V_{\text{REF} \text{MIN}} (1 + \frac{(R_{1\text{MIN}}/R_{2\text{MAX}})}{(R_{1\text{MIN}}/R_{3\text{MAX}})}) + (V_{\text{REF} \text{MIN}} - V_{\text{DAC} \text{MIN}(\text{HIGH})}) \quad \text{(Eq. 6)} \]
\[ V_{\text{OUT} \text{MIN}(\text{HIGH})} = V_{\text{REF} \text{MAX}} (1 + \frac{(R_{1\text{MAX}}/R_{2\text{MIN}})}{(R_{1\text{MAX}}/R_{3\text{MIN}})}) + (V_{\text{REF} \text{MAX}} - V_{\text{DAC} \text{MIN}(\text{LOW})}) \quad \text{(Eq. 7)} \]

Equation 6 refers to \( V_{\text{OUT} \text{MAX}(\text{LOW})} \), instead of just \( V_{\text{OUT} \text{MAX}} \). Since there are tolerances on the variables on the right hand side of Equation 6, the maximum output voltage also has a tolerance, and can vary from a minimum of \( V_{\text{OUT} \text{MAX}(\text{LOW})} \) to a maximum of \( V_{\text{OUT} \text{MAX}(\text{HIGH})} \). To ensure that the output swings high enough under all possible conditions, Equation 6 refers to the lowest possible voltage of \( V_{\text{OUT} \text{MAX}} \), namely \( V_{\text{OUT} \text{MAX}(\text{LOW})} \).

Similarly, in Equation 7, the variables all have tolerances, so \( V_{\text{OUT} \text{MIN}} \) can vary from a minimum of \( V_{\text{OUT} \text{MIN}(\text{LOW})} \) to a maximum of \( V_{\text{OUT} \text{MIN}(\text{HIGH})} \). To ensure that the output swings low enough under all possible conditions, Equation 7 refers to the highest possible voltage of \( V_{\text{OUT} \text{MIN}} \), namely \( V_{\text{OUT} \text{MIN}(\text{HIGH})} \). Note that in Equations 6 and 7, \( V_{\text{OUT} \text{MAX}} \) and \( V_{\text{OUT} \text{MIN}} \) are known values, where \( V_{\text{OUT} \text{MAX}} \) is the maximum desired LCD output voltage, and \( V_{\text{OUT} \text{MIN}} \) is the minimum desired output voltage. The minimum and maximum DAC output voltages (\( V_{\text{DAC} \text{MIN}} \) and \( V_{\text{DAC} \text{MAX}} \)) can be found in the electrical characteristics table of the DAC being used.

The unknown values are \( R_1, R_2, \) and \( R_3 \). Since there are three unknowns and only two equations, there is more than one unique solution for the values of \( R_1, R_2, \) and \( R_3 \). The most straightforward way to select values for \( R_1\text{--}R_3 \) is to use a spreadsheet and plug in values for the resistors until Equations 6 and 7 are met. Resistor values should be large enough to prevent excessive power dissipation. A good beginning point is to choose a value for \( R_2 \) that has been suggested by the manufacturer of the DC-DC converter. Typically, \( V_{\text{OUT} \text{MAX}} \) will be higher than \( V_{\text{OUT} \text{MAX}(\text{LOW})} \), since the latter is calculated using worst-case values. Using the other extreme worst-case values (substituting \text{MIN} for \text{MAX}, and \text{MAX} for \text{MIN}, and \text{LOW} for \text{HIGH} on the right-hand-side of Equation 6) results in the other extreme for \( V_{\text{OUT} \text{MAX}} - V_{\text{OUT} \text{MIN}(\text{HIGH})} \):

\[ V_{\text{OUT} \text{MAX}(\text{HIGH})} = V_{\text{REF} \text{MAX}} (1 + \frac{(R_{1\text{MAX}}/R_{2\text{MIN}})}{(R_{1\text{MAX}}/R_{3\text{MIN}})}) + (V_{\text{REF} \text{MAX}} - V_{\text{DAC} \text{MIN}(\text{LOW})})  \quad \text{(Eq. 8)} \]

(Nota: in going from Equation 6 to Equation 8, \( V_{\text{DAC} \text{MIN}(\text{HIGH})} \) was changed to \( V_{\text{DAC} \text{MIN}(\text{LOW})} \), without
changing the "MIN" term to a "MAX" term. This substitution was not made, since Equations 6 and 8 both refer to \(V_{OUT\text{MAX}}\), which comes from \(V_{DAC\text{MIN}}\)."

If \(V_{OUT\text{MAX(HIGH)}}\) exceeds the maximum voltage rating of the LCD display, the DAC codes which cause the output voltage to exceed the LCD voltage limit must be avoided. For methods on avoiding these codes, see "Compensating for errors in digital adjustment circuitry" below.

Typically, \(V_{OUT\text{MIN}}\) will be lower than \(V_{OUT\text{MIN(HIGH)}}\), since the latter is calculated using worst-case values. Using the other extreme worst-case values (i.e., substituting MIN for MAX, and MAX for MIN, and HIGH for LOW on the right-hand-side of Equation 7) results in the other extreme for \(V_{OUT\text{MIN}}\), namely

\[
V_{OUT\text{MIN(LOW)}} = V_{REF\text{MIN}}(1 + (R_{1\text{MIN}}/R_{2\text{MAX}})) + (V_{REF\text{MIN}} - V_{DAC\text{MAX(HIGH)}})(R_{1\text{MIN}}/R_{3\text{MAX}}) \quad \text{(Eq. 9)}
\]

(Note: in going from Equation 7 to Equation 9, \(V_{DAC\text{MAX(HIGH)}}\) was changed to \(V_{DAC\text{MAX(LOW)}}\), without changing the "MAX" term to a "MIN" term. This substitution was not made, since Equations 7 and 9 both refer to \(V_{OUT\text{MIN}}\), which comes from \(V_{DAC\text{MAX}}\).)

If \(V_{OUT\text{MIN(LOW)}}\) is too low for desired operation, the DAC codes which cause the output voltage to go too low must be avoided. For methods on avoiding these codes, see "Compensating for errors in digital adjustment circuitry" below.

**Trim Pot**

A digital potentiometer is a digitally adjustable resistor. It is generally placed in the feedback loop of a DC-DC converter, and as its value changes, the converter’s output voltage changes.

![Figure 2. DC-DC converter with digital potentiometer for VOUT adjustment.](image)

In addition to the important specifications listed for a DAC (supply voltage, supply current, DNL, INL, interface type, package size, volatile/nonvolatile settings), a trim pot adds the following key specifications:

- **End-to-end resistance**: The potentiometer resistance typically varies from \(0\,\Omega\) to a maximum value given by the "end-to-end resistance" specification in the product data sheet. There is usually a large tolerance for this value (see "Compensating for errors in digital adjustment circuitry" below).
- **Wiper resistance**: This ultimately determines the lowest resistance value of the potentiometer.
- **Operating voltage range**: The voltage applied to the high-end, low-end, and wiper of the trim pot
must never exceed the operating voltage range of the trim pot

- **Number of steps**: The steps on a digital potentiometer are typically either linear or logarithmic. For LCD adjustment, a linear adjustment is desired. Dividing the end-to-end resistance by the number of steps determines the step size. For example, the MAX5161NZT is a 32-step digital potentiometer with 200kΩ end-to-end resistance. Dividing 200kΩ by 32 steps, yields 6.25kΩ per step.

- **Error sources**:
  - **End-to-end resistance initial accuracy**: This error source is generally the largest, and will have the greatest effect on overall system accuracy. Digital potentiometers can have initial errors as large as ±25%. This initial error must be calibrated out. Calibration usually happens at production test, or an in-system ADC can compensate for it, if one is available. See Figures 4 and 5 and "Compensating for errors in digital adjustment circuitry" below.
  - **Wiper resistance initial accuracy**: This is usually specified very loosely, since the wiper resistance is usually less than the size of one step. This error source can be compensated for using the methods in "Compensating for errors in digital adjustment circuitry" below.
  - **Temperature Drift of end-to-end resistance**: The end-to-end resistance has a temperature dependence. This error source is usually not calibrated out at production, unless the system is tested over temperature. However, if the system ADC is stable enough over temperature, it can be used to compensate for temperature errors. Although, the temperature drift is usually small enough so as to not be a problem.

Table 2. Key specifications for representative trim pots

<table>
<thead>
<tr>
<th>Specification/device</th>
<th>MAX5160</th>
<th>MAX5161</th>
<th>MAX5400</th>
<th>MAX5401</th>
<th>MAX5460</th>
<th>MAX5463</th>
<th>MAX5466</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply voltage (V)</td>
<td>2.7 to 5.5</td>
<td>2.7 to 5.5</td>
<td>2.7 to 5.5</td>
<td>2.7 to 5.5</td>
<td>2.7 to 5.5</td>
<td>2.7 to 5.5</td>
<td>2.7 to 5.5</td>
</tr>
<tr>
<td>Operating voltage (V)</td>
<td>2.7 to 5.5</td>
<td>2.7 to 5.5</td>
<td>2.7 to 5.5</td>
<td>2.7 to 5.5</td>
<td>2.7 to 5.5</td>
<td>2.7 to 5.5</td>
<td>2.7 to 5.5</td>
</tr>
<tr>
<td>Supply current (µA typ)</td>
<td>0.135</td>
<td>0.135</td>
<td>0.1</td>
<td>0.1</td>
<td>0.07</td>
<td>0.07</td>
<td>0.07</td>
</tr>
<tr>
<td>End-to-end resistance (kΩ)</td>
<td>3 versions: N: 200 M: 100 L: 50</td>
<td>3 versions: N: 200 M: 100 L: 50</td>
<td>N: 100</td>
<td>L: 50</td>
<td>50</td>
<td>100</td>
<td>100</td>
</tr>
<tr>
<td>Wiper resistance (Ω typ/max)</td>
<td>40/1700</td>
<td>400/1700</td>
<td>250/800</td>
<td>250/800</td>
<td>600/1200</td>
<td>600/1200</td>
<td>160/240</td>
</tr>
<tr>
<td>Number of steps</td>
<td>32</td>
<td>32</td>
<td>256</td>
<td>256</td>
<td>32</td>
<td>32</td>
<td>32</td>
</tr>
<tr>
<td>End-to-end resistance initial accuracy (max)</td>
<td>±25%</td>
<td>±25%</td>
<td>±25%</td>
<td>±25%</td>
<td>±25%</td>
<td>±25%</td>
<td>±25%</td>
</tr>
<tr>
<td>Temperature drift of end-to-end resistance (ppm/°C typ)</td>
<td>50</td>
<td>50</td>
<td>50</td>
<td>50</td>
<td>35</td>
<td>35</td>
<td>35</td>
</tr>
<tr>
<td>DNL (max LSB)</td>
<td>±1</td>
<td>±1</td>
<td>±1/2</td>
<td>±1/2</td>
<td>±1</td>
<td>±1</td>
<td>±1</td>
</tr>
<tr>
<td>INL (max LSB)</td>
<td>±1/2</td>
<td>±1/2</td>
<td>±1/2</td>
<td>±1/2</td>
<td>±1</td>
<td>±1</td>
<td>±1</td>
</tr>
<tr>
<td>Interface type</td>
<td>Serial: up/down</td>
<td>Serial: up/down</td>
<td>Serial, SPI</td>
<td>Serial, SPI</td>
<td>Serial: up/down</td>
<td>Serial: up/down</td>
<td>Serial: up/down</td>
</tr>
<tr>
<td>Package size</td>
<td>6-pin SOT23, 8-pin</td>
<td>6-pin SOT23, 8-pin</td>
<td>8-pin SOT23</td>
<td>8-pin SOT23</td>
<td>5-pin SC70, 5-pin</td>
<td>5-pin SC70, 5-pin</td>
<td>5-pin SC70, 5-pin</td>
</tr>
</tbody>
</table>
Design Example

Referring to Figure 2, and using similar naming conventions as in the DAC example, it can be seen by inspection that:

\[ V_{OUT} = V_{REF} \times \left(1 + \frac{R1}{(R2 + R3)}\right) \]  
(Eq. 10)

Note that R3 is the digital potentiometer, and that its value can be changed from R3\text{HIGH} to R3\text{LOW}. Like the DAC, there are MIN and MAX values for these terms. This results in R3\text{HIGH(MIN)} and R3\text{HIGH(MAX)}, as well as R3\text{LOW(MIN)} and R3\text{LOW(MAX)}. These values can be obtained from the data sheet of the digital potentiometer selected.

Similar values as seen in Equations 6–9 can be calculated (see Equations 11–14 below) using the same methodology described above. Certain codes can be avoided by using the methods shown below in "Compensating for errors in digital adjustment circuitry".

\[ V_{OUT\text{MAX(LOW)}} = V_{REF\text{MIN}} \times \left(1 + \frac{R1\text{MIN}}{(R2\text{MAX} + R3\text{LOW(MAX)})}\right) \]  
(Eq. 11)

\[ V_{OUT\text{MIN(HIGH)}} = V_{REF\text{MAX}} \times \left(1 + \frac{R1\text{MAX}}{(R2\text{MIN} + R3\text{HIGH(MIN)})}\right) \]  
(Eq. 12)

\[ V_{OUT\text{MAX(HIGH)}} = V_{REF\text{MAX}} \times \left(1 + \frac{R1\text{MAX}}{(R2\text{MIN} + R3\text{LOW(MIN)})}\right) \]  
(Eq. 13)

\[ V_{OUT\text{MIN(LOW)}} = V_{REF\text{MIN}} \times \left(1 + \frac{R1\text{MIN}}{(R2\text{MAX} + R3\text{HIGH(MAX)})}\right) \]  
(Eq. 14)

PWM Output

Many microprocessors have PWM outputs. These are digital outputs where the duty cycle of the output is adjusted to change the average output voltage. A "DC" voltage is obtained by placing a low-pass output filter at the PWM output. The duty cycle of a PWM output is the percentage of time the output stays high vs. the period of the PWM output. Many microprocessors allow the selection of both the PWM frequency and the PWM duty cycle. For example, the MC68VZ328 microprocessor provides both a 16-bit and an 8-bit PWM output. The number of bits determines the number of adjustment steps of the PWM output. 8-bits is more than adequate for DC-DC converter voltage adjustment, providing 256 steps of PWM adjustment, from 0% duty cycle to 100% duty cycle.
PWM outputs provide the cheapest method of voltage adjustment, since most microprocessors have at least one PWM output. While inexpensive (since they come with the microprocessor), PWM outputs are costly in terms of power consumption, since they generate a "DC" level by providing a high-frequency output which is subsequently filtered. The high-frequency switching of the PWM output stage consumes much more power than a low-power DAC or digital trim pot, both of which are DC by nature. In Figure 3, filtering of the PWM AC waveform is provided by the R4-C1 combination. R3 is used to isolate C1 from affecting the AC performance of the R1-R2 feedback loop.

PWM outputs are by nature inaccurate, since their output voltages are a function of the digital levels \( V_{OH} \) and \( V_{OL} \). Because \( V_{OH} \) and \( V_{OL} \) are digital output voltage specifications, they are specified very loosely (\( V_{OH} \) can be anywhere between \( V_{OH} \) min and \( V_{CC} \), the I/O supply to the microprocessor; and \( V_{OL} \) can be anywhere between \( V_{OL} \) max and GND). And, since these digital levels are typically a function of \( V_{CC} \), they vary as the supply voltage to the processor varies.

The important specifications for a PWM output are:

- **VOH** and **VOL**: The specified levels (or ranges) for each, along with the duty cycle determine the nominal (DC) output voltage of the PWM output.
- **Duty cycle**: both range and accuracy are important. The duty cycle determines what percentage of the time the output will be at \( V_{OH} \), and what percentage it will be at \( V_{OL} \).
- **PWM frequency**: The frequency is important, since to be useful, the PWM output must be filtered by a low-pass filter. The PWM frequency is used to calculate the attenuation of the PWM ripple (the PWM output swings from \( V_{OH} \) to \( V_{OL} \), and to be useful for adjusting a DC-DC converter output, this AC square-wave must be converted to a low-ripple "DC" signal).

Since \( V_{OL} \) and \( V_{OH} \) are specified so loosely, PWM outputs are really best used in closed-loop systems such as LCD control or audio volume control, where the absolute accuracy isn't important. In these cases, the user simply increases or decreases the voltage as necessary. However, with the inaccuracies posed by the PWM outputs, some measurement must be made to ensure that the PWM signal never causes a high enough output voltage to cause damage to other circuitry. This measurement can be done at production test, by measuring the output voltage of the PWM over certain parameters (temperature, loading of the power supply, etc.). Alternatively, it can be accomplished by measuring the LCD output voltage with an ADC, and keeping the LCD voltage within range via software (see "Compensating for errors in digital adjustment circuitry" below).

**Design Example**

Referring to Figures 3 and 1, and using the similar naming conventions as in the DAC example, the output voltage \( V_{OUT} \) can be calculated by making the following substitutions into Equation 5: substitute \( R_3 + R_4 \) for \( R_3 \); and substitute \( V_{PWM} = D \times V_{OH} + (1 - D) \times V_{OL} \) for \( V_{DAC} \). \( V_{PWM} \) is the average output voltage of the PWM, \( D \) is the duty cycle of the PWM (in %), \( V_{OH} \) is the output voltage high voltage, and \( V_{OL} \) is the output low voltage.

\[
V_{OUT} = V_{REF}(1 + \frac{(R_1/R_2)}{R_3 + R_4}) + (V_{REF} - D \times V_{OH} + (1 - D) \times V_{OL})(\frac{R_1}{R_3 + R_4}) \tag{Eq. 15}
\]

Note that the value of \( D \) can be changed from \( D_{HIGH} \) to \( D_{LOW} \) (typically 100% to 0%, in discrete increments). The duty cycle has tolerance (although it is typically not specified in the processor data sheet), which leads to \( D_{HIGH(MAX)} \), \( D_{HIGH(MIN)} \), \( D_{LOW(MAX)} \), and \( D_{LOW(MIN)} \). The digital output voltages \( V_{OH} \) and \( V_{OL} \) also have tolerances, which lead to \( V_{OH(MIN)} \), \( V_{OH(MAX)} \), \( V_{OL(MIN)} \), and \( V_{OL(MAX)} \).

The same values as in Equations 6–9 can be calculated (see Equations 16–19 below). The duty cycle
values which would cause the output voltage to exceed the maximum desired voltage (similar to the digital codes for a DAC or trim pot) can be avoided using the methods shown below in "Compensating for errors in digital adjustment circuitry".

\[
\begin{align*}
V_{\text{OUTMAX(LOW)}} &= V_{\text{REFMIN}}(1 + \frac{R_{1\text{MIN}}}{R_{2\text{MAX}}}) + (V_{\text{REFMIN}} - D_{\text{LOW(MAX)}} \times V_{\text{OH(MIN)}} + (1 - D_{\text{LOW(MAX)}}) \times V_{\text{OL(MIN)}})(\frac{R_{1\text{MIN}}}{R_{3} + R_{4}})_{\text{MAX}} \\
V_{\text{OUTMIN(HIGH)}} &= V_{\text{REFMAX}}(1 + \frac{R_{1\text{MAX}}}{R_{2\text{MIN}}}) + (V_{\text{REFMAX}} - D_{\text{HIGH(MIN)}} \times V_{\text{OH(MAX)}} + (1 - D_{\text{HIGH(MIN)}}) \times V_{\text{OL(MAX)}})(\frac{R_{1\text{MAX}}}{R_{3} + R_{4}})_{\text{MIN}} \\
V_{\text{OUTMAX(HIGH)}} &= V_{\text{REFMAX}}(1 + \frac{R_{1\text{MAX}}}{R_{2\text{MIN}}}) + (V_{\text{REFMAX}} - D_{\text{LOW(MIN)}} \times V_{\text{OH(MAX)}} + (1 - D_{\text{LOW(MIN)}}) \times V_{\text{OL(MAX)}})(\frac{R_{1\text{MAX}}}{R_{3} + R_{4}})_{\text{MIN}} \\
V_{\text{OUTMIN(LOW)}} &= V_{\text{REFMIN}}(1 + \frac{R_{1\text{MIN}}}{R_{2\text{MAX}}}) + (V_{\text{REFMIN}} - D_{\text{HIGH(MAX)}} \times V_{\text{OH(MIN)}} + (1 - D_{\text{HIGH(MAX)}}) \times V_{\text{OL(MIN)}})(\frac{R_{1\text{MIN}}}{R_{3} + R_{4}})_{\text{MAX}}
\end{align*}
\]

(Eq. 16) (Eq. 17) (Eq. 18) (Eq. 19)

Compensating for Errors in Digital Adjustment Circuitry

There are two common methods for overcoming the inaccuracies of the digital circuitry used to adjust the DC-DC converter (see Figures 4 and 5). Both involve measuring the output voltage of the DC-DC converter using an ADC, and using that measurement (or measurements) to compensate for the initial errors of the digital adjustment circuitry, and of the DC-DC converter.

![Diagram](image.png)

*Figure 4. Measuring error of DC-DC converter and digital adjustment circuitry at production test.*
Figure 5. Measuring output of DC-DC converter and digital adjustment circuitry with on-board ADC.

One method uses the ADC on the system board (Figure 4), while the other uses the ADC on a piece of production test equipment (Figure 5). Each method has its own advantages and disadvantages.

The benefit of using the ADC on the system board is that it does not require a separate step at production test. Additionally, if the ADC is accurate over temperature, it can compensate for temperature drift errors inherent in the digital adjustment circuitry and in the DC-DC converter. Using the system ADC, however, requires that the on-board ADC be sufficiently accurate, and that it have a spare channel.

There are two common methods employed when using an ADC on the system board. The first entails measuring the DC-DC converter's output voltage every time the output code is changed. By monitoring the output voltage, one can avoid codes that would result in output voltages outside of the desired range.

The second method requires measurement of the DC-DC converter's output, typically when power is first applied to the device. The output voltage is measured with several different codes applied, allowing one to determine the initial errors such as offset and full-scale error (for an ADC), full-scale resistance (for a trim pot), or $V_{OH}$ and $V_{OL}$ (for a PWM signal). With knowledge of these initial errors, an algorithm can be used to avoid those codes that would result in output voltages outside the desired range.

When production test equipment is used to measure the errors of the adjustment circuitry and the DC-DC converter, the second compensation method (above) should be applied. A benefit of using production test equipment is that this method does not require a system ADC. Additionally, the measurement circuitry on the test equipment can be very expensive (and accurate, precise, etc.) without significantly increasing the cost of the end product, since its cost is spread out over the lifetime of the test equipment, whereas the cost of the system-board's ADC is built into each unit. And, if the devices are tested over temperature, temperature errors could also be eliminated. But testing over temperature is typically too expensive, and is usually not needed.

**Overvoltage Issues**

Many DACs power up to zero-scale, which causes $V_{OUT}$ to be at its maximum value, as seen in the application circuit of Figure 1 (see Equation 5). If $V_{OUT\text{MAX}(\text{HIGH})}$ (Equation 8) exceeds the operating voltage range of the LCD supply, the DAC output must be raised to a value that does not allow the output of the DC-DC converter to get too high, before the DC-DC converter has powered up. One method of doing this is to keep the DC-DC converter powered off until the DAC output has been adjusted. Another method is to select a DAC that powers up to mid-scale, so that overvoltage issues are not a problem.
Similarly, for the PWM, make sure that its output is not set to zero with the LCD DC-DC converter powered-up; such a condition can cause $V_{\text{OUT MAX(HIGH)}}$ to exceed the limitations of the LCD device (see Figure 3 and Equation 18).

Many digital potentiometers power up to half-scale, which is a benign state for DC-DC converter adjustment. However, if powering up to half-scale causes $V_{\text{OUT MAX(HIGH)}}$ to exceed the limitations of the LCD device (see Figure 2 and Equation 13), then the DC-DC converter must be kept off until the potentiometer is set to a higher value.

<table>
<thead>
<tr>
<th>Related Parts</th>
<th>Free Samples</th>
</tr>
</thead>
<tbody>
<tr>
<td>MAX5160</td>
<td>Low-Power Digital Potentiometers</td>
</tr>
<tr>
<td>MAX5161</td>
<td>Low-Power Digital Potentiometers</td>
</tr>
<tr>
<td>MAX5361</td>
<td>Low-Cost, Low-Power 6-Bit DACs with 2-Wire Serial Interface in SOT23 Package</td>
</tr>
<tr>
<td>MAX5361</td>
<td>Low-Cost, Low-Power 6-Bit DACs with 2-Wire Serial Interface in SOT23 Package</td>
</tr>
<tr>
<td>MAX5363</td>
<td>Low-Cost, Low-Power, 6-Bit DACs with 3-Wire Serial Interface in SOT23</td>
</tr>
<tr>
<td>MAX5364</td>
<td>Low-Cost, Low-Power, 6-Bit DACs with 3-Wire Serial Interface in SOT23</td>
</tr>
<tr>
<td>MAX5380</td>
<td>Low-Cost, Low-Power, 8-Bit DACs with 2-Wire Serial Interface in SOT23</td>
</tr>
<tr>
<td>MAX5381</td>
<td>Low-Cost, Low-Power, 8-Bit DACs with 2-Wire Serial Interface in SOT23</td>
</tr>
<tr>
<td>MAX5383</td>
<td>Low-Cost, Low-Power, 8-Bit DACs with 3-Wire Serial Interface in SOT23</td>
</tr>
<tr>
<td>MAX5384</td>
<td>Low-Cost, Low-Power, 8-Bit DACs with 3-Wire Serial Interface in SOT23</td>
</tr>
<tr>
<td>MAX5400</td>
<td>256-Tap SOT-PoT, Low-Drift Digital Potentiometers in SOT23</td>
</tr>
<tr>
<td>MAX5401</td>
<td>256-Tap SOT-PoT, Low-Drift Digital Potentiometers in SOT23</td>
</tr>
<tr>
<td>MAX5460</td>
<td>32-Tap FleaPoT™, 2-Wire Digital Potentiometers</td>
</tr>
<tr>
<td>MAX5463</td>
<td>32-Tap FleaPoT™, 2-Wire Digital Potentiometers</td>
</tr>
<tr>
<td>MAX5466</td>
<td>32-Tap FleaPoT™, 2-Wire Digital Potentiometers</td>
</tr>
</tbody>
</table>

More Information
For Technical Support: http://www.maximintegrated.com/support
For Samples: http://www.maximintegrated.com/samples
Other Questions and Comments: http://www.maximintegrated.com/contact