

Keywords: VCO, voltage controlled oscillators, Phase locked loop, PLL, LO, local oscillator, reference oscillator

APPLICATION NOTE 6269

# UNDERSTANDING THE OPERATION OF THE FREQUENCY SYNTHESIZER IN MAXIM'S RF TRANSCEIVERS

*Abstract: The application note shows how to calculate the appropriate integer and fractional divider values for any desirable LO frequency that uses different reference frequencies (i.e., 19.2MHz, 20.72 MHz, etc.). It tells the relationship between these two frequencies for five different Maxim's RF transceivers.*

By: Wafa Iqbal

## Introduction

All of Maxim's 2.4GHz to 6GHz highly integrated transceivers include a high performance fractional-N synthesizer for generating the local oscillator (LO) signal. The fractional-N synthesizer generally consists of a phase locked loop with resolution as high as 20 bit, and integrated broadband voltage controlled oscillators (VCO's). The only additional components needed to generate the high performance LO are the reference input and passive loop filter. With the on-chip crystal oscillator, these transceivers can support both crystal and TCXO reference.

Traditional wireless data applications, such as Wi-Fi<sup>®</sup> and WiMAX<sup>®</sup>, use 20MHz and 40MHz reference input; therefore, most of the control software were designed with these default reference values. For applications that use different reference frequencies (i.e., 19.2MHz, 30.72MHz, etc.), users must bypass the graphical interface of the control software and enter the appropriate integer and fractional divider values directly into the register table for a given reference input frequency. This application note shows how to calculate the appropriate integer and fractional divider values for any desirable LO frequency and reference frequency. It tells the relationship between these two frequencies for five different Maxim RF transceivers. The specific frequency synthesizer parameters and register bits used to control these parameters are also shown. Every section is supported by an example to show how the registers are set.

## RF Synthesizer

### Block Diagram

The RF frequency synthesizer is a negative feedback control system which consists of a reference, phase frequency detector (PFD), charge pump, loop filter, voltage controlled oscillator (VCO), N counter, and RF output divider/multiplier (**Figure 1**). The high frequency VCO tracks the stable low frequency reference in frequency and phase by comparing the divided down VCO output to the reference input through the PFD. The output of the PFD is fed into the charge pump which then generates a current output proportional to the error. The current is converted into a voltage with the help of the loop filter, which then modulates the tune voltage of the VCO. Lastly to mitigate VCO pulling, there are usually multipliers and dividers between the VCO output and LO input to the mixers.




Figure 1. Frequency synthesizer block diagram.

## MAX2829 Synthesizer

### Block Diagram




Figure 1. Frequency synthesizer block diagram.

## MAX2829 Synthesizer

### Block Diagram




Figure 2.

MAX2829 synthesizer block diagram.

### Synthesizer Specifications

- Typical Charge-Pump Frequency  $F_{PFD} = 20\text{MHz}$
- Reference Input Frequency Range  $F_{REF} = 20\text{MHz}$  to  $44\text{MHz}$
- R Divider: 3 bits
  - Range = 1 to 4
  - Register 5, Bits D3:D1

D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
										R[3]	R[2]	R[1]	

- Integer Divider Ratio: 8 bits
  - Register 3, D7:D0

D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
						N[8]	N[7]	N[6]	N[5]	N[4]	N[2]	N[2]	N[1]

- Fractional Divider Ratio: 16 bits
  - Register 4, D13:D0

D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
F[16]	F[15]	F[14]	F[13]	F[12]	F[11]	F[10]	F[9]	F[8]	F[7]	F[6]	F[5]	F[4]	F[3]

- Register 3, D12:D13

D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
-----	-----	-----	-----	----	----	----	----	----	----	----	----	----	----

F[1]      F[2]

**Frequency Calculation Formula**  
**LO Frequency Calculation:**

$$F_{LO} = \frac{F_{REF}}{R} \times \frac{3}{4} \times \left( N + \frac{F}{2^{16}} \right)$$

**Frequency Resolution:**

In Integer Mode:

$$= \frac{F_{REF}}{R} \times \frac{3}{4}$$

Min Frequency Step

In Fractional Mode:

$$= \frac{F_{REF}}{R} \times \frac{3}{4} \times \frac{1}{2^{16}}$$

Min Frequency Step

**Example Register Settings**

Below is an example to find out the values of Integer and Fractional divider ratio registers for a particular set of conditions.

Let's assume:

$F_{REF} = 26\text{MHz}$  and the desired  $F_{LO} = 2450\text{MHz}$ , Set  $R = 1$

$$\text{Divider Ratio} = \frac{F_{LO}}{F_{REF}} \times \frac{4}{3} \times R = \frac{2450\text{MHz}}{26\text{MHz}} \times \frac{4}{3} \times 1 = 125.6410256$$

Therefore:

$N = 125$  (d) = 10100011

$F = 0.641025641$  (d) = 1010010000011010

Download the "[VCO\\_PLL\\_Calculation\\_for\\_Transceivers](#)" excel file as a tool to calculate the values for N and F registers.

**MAX2830/MAX2831/MAX2832 Synthesizer**

**Block Diagram**




Figure 3. MAX2830/MAX2831/MAX2832

synthesizer block diagram.

**Synthesizer Specifications**

- Typical Charge-Pump Frequency  $F_{PFD} = 20\text{MHz}$
- Reference Input Frequency Range  $F_{REF} = 20\text{MHz}$  to  $44\text{MHz}$
- R Divider: 1 bit
  - Range =  $\div 1$  or  $\div 2$
  - Register 5, Bit D2

D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
													R[1]

- Integer Divider Ratio: 8 bits
  - Register 3, D7:D0

D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
						N[8]	N[7]	N[6]	N[5]	N[4]	N[3]	N[2]	N[1]

- Fractional Divider Ratio: 20 bits
  - Register 4, D13:D0

D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
F[20]	F[19]	F[18]	F[17]	F[16]	F[15]	F[14]	F[13]	F[12]	F[11]	F[10]	F[9]	F[8]	F[7]

- Register 3, D13:D8

D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
F[6]	F[5]	F[4]	F[3]	F[2]	F[1]								

**Frequency Calculation Formula**  
**LO Frequency Calculation:**

$$F_{LO} = \frac{F_{REF}}{R} \times \left( N + \frac{F}{2^{20}} \right)$$

**Frequency Resolution:**

In Integer Mode:

$$\text{Min Frequency Step} = \frac{F_{REF}}{R}$$

In Fractional Mode:

$$\text{Min Frequency Step} = \frac{F_{REF}}{R} \times \frac{1}{2^{20}}$$

**Example Register Settings**

Below is an example to find out the values of Integer and Fractional divider ratio registers for a particular set of conditions.

Let's assume:

$F_{REF} = 26\text{MHz}$  and the desired  $F_{LO} = 2450\text{MHz}$ , set  $R = 1$ .

$$\text{Divider Ratio} = \frac{F_{LO}}{F_{REF}} \times R = \frac{2450\text{MHz}}{26\text{MHz}} \times 1 = 94.23076923$$

Therefore,

$N = 94$  (d) = 01011110

$F = 0.23076923$  (d) = 00111011000100111011

Download the "[VCO\\_PLL\\_Calculation\\_for\\_Transceivers](#)" excel file as a tool to calculate the values for N and F registers.

**MAX2837 Synthesizer**

**Block Diagram**




Figure 4.

MAX2837 synthesizer block diagram.

### Synthesizer Specifications

- Typical Charge-Pump Frequency Range  $F_{PFD} = 11\text{MHz to } 40\text{MHz}$
- Reference Input Frequency Range  $F_{REF} = 20\text{MHz to } 44\text{MHz}$
- R divider: 2 bits
  - Range =  $\div 1, \div 2, \div 4, \div 8$
  - Register 20, Bits D2:D1

D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
							R[2]	R[1]	

- Integer Divider Ratio: 8 bits
  - Register 19, D7:D0

D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
		N[8]	N[7]	N[6]	N[5]	N[4]	N[3]	N[2]	N[1]

- Fractional Divider Ratio: 20 bits
  - Register 18, D9:D0, MSBs

D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
F[20]	F[19]	F[18]	F[17]	F[16]	F[15]	F[14]	F[13]	F[12]	F[11]

- Register 17, D9:D0, LSBs

D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
F[10]	F[9]	F[8]	F[7]	F[6]	F[5]	F[4]	F[3]	F[2]	F[1]

### Frequency Calculation Formula

LO Frequency Calculation:

$$F_{LO} = \frac{F_{REF}}{R} \times \frac{3}{4} \times \left( N + \frac{F}{2^{20}} \right)$$

### Frequency Resolution:

In Integer Mode:

$$\text{Min Frequency Step} = \frac{F_{REF}}{R} \times \frac{3}{4}$$

In Fractional Mode:

$$\text{Min Frequency Step} = \frac{F_{REF}}{R} \times \frac{3}{4} \times \frac{1}{2^{20}}$$

### Example Register Settings

Below is an example to find out the values of Integer and Fractional divider ratio registers for a particular set of conditions.

Let's assume:

$F_{REF} = 26\text{MHz}$  and the desired  $F_{LO} = 2450\text{MHz}$ , set  $R = 2$  since the  $F_{PFD}$  is still in the typical range.

$$\text{Divider Ratio} = \frac{F_{LO}}{F_{REF}} \times \frac{4}{3} \times R = \frac{2450\text{MHz}}{26\text{MHz}} \times \frac{4}{3} \times 2 = 251.2820513$$

$N = 251$  (d) = 11111011

$F = 0.2820513$ (d) = 01001000001101001000

Download the "VCO\_PLL\_Calculation\_for\_Transceivers" excel file as a tool to calculate the values for N and F registers.

### MAX2850/MAX2851 Synthesizer

Block Diagram




Figure 5. MAX2850/MAX2851

synthesizer block diagram.

### Synthesizer Specifications

- Typical Charge-Pump Frequency  $F_{PFD} = 40\text{MHz}$
- Typical Reference Input Frequency  $F_{REF} = 40\text{MHz}$
- R divider: 2 bits
  - Range =  $\div 1, \div 2, \div 4, \div 8$
  - Register 18, Bits D9:D8

D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----	----	----

R[2]                  R[1]

- Integer Divider Ratio: 8 bits
  - Register 15, D7:D0

D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----	----	----

N[8]    N[7]    N[6]    N[5]    N[4]    N[3]    N[2]    N[1]

- Fractional Divider Ratio: 20 bits
  - Register 16, D9:D0, MSBs

D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----	----	----

F[20]    F[19]    F[18]    F[17]    F[16]    F[15]    F[14]    F[13]    F[12]    F[11]

- Register 17, D9:D0, LSBs

D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
F[10]	F[9]	F[8]	F[7]	F[6]	F[5]	F[4]	F[3]	F[2]	F[1]

#### Frequency Calculation Formula

LO Frequency Calculation:

$$F_{LO} = \frac{F_{REF}}{R} \times \frac{4}{2} \times \left( N + \frac{F}{2^{20}} \right)$$

#### Frequency Resolution:

In Integer Mode:

$$\text{Min Frequency Step} = \frac{F_{REF}}{R} \times 2$$

In Fractional Mode:

$$\text{Min Frequency Step} = \frac{F_{REF}}{R} \times 2 \times \frac{1}{2^{20}}$$

#### Example Register Settings

Below is an example to find out the values of Integer and Fractional divider ratio registers for a particular set of conditions.

Let's assume:

$F_{REF} = 32\text{MHz}$  and the desired  $F_{LO} = 5380\text{MHz}$ , set  $R = 1$ .

$$\text{Divider Ratio} = \frac{F_{LO}}{F_{REF}} \times \frac{2}{3} \times R = \frac{5380\text{MHz}}{32\text{MHz}} \times \frac{2}{4} \times 1 = 84.0625$$

$N = 84$  (d) = 01010100

$F = 0.0625$  (d) = 0001 000000000000000000

Download the "[VCO\\_PLL\\_Calculation\\_for\\_Transceivers](#)" excel file as a tool to calculate the values for N and F registers.

Wi-Fi is a registered certification mark of Wi-Fi Alliance Corporation.

WiMAX is a registered certification mark and registered service mark of the WiMAX Forum.

Related Parts		
<a href="#">MAX2828</a>	Single-/Dual-Band 802.11a/b/g World-Band Transceiver ICs	<a href="#">Free Samples</a>
<a href="#">MAX2829</a>	Single-/Dual-Band 802.11a/b/g World-Band Transceiver ICs	<a href="#">Free Samples</a>
<a href="#">MAX2830</a>	2.4GHz to 2.5GHz 802.11g/b RF Transceiver with PA and Rx/Tx/Diversity Switch	
<a href="#">MAX2831</a>	2.4GHz to 2.5GHz, 802.11g RF Transceivers with Integrated PA	
<a href="#">MAX2832</a>	2.4GHz to 2.5GHz, 802.11g RF Transceivers with Integrated PA	<a href="#">Free Samples</a>
<a href="#">MAX2837</a>	2.3GHz to 2.7GHz Wireless Broadband RF Transceiver	
<a href="#">MAX2850</a>	5GHz, 4-Channel MIMO Transmitter	<a href="#">Free Samples</a>
<a href="#">MAX2851</a>	5GHz, 5-Channel MIMO Receiver	<a href="#">Free Samples</a>

---

**More Information**

For Technical Support: <https://www.maximintegrated.com/en/support>

For Samples: <https://www.maximintegrated.com/en/samples>

Other Questions and Comments: <https://www.maximintegrated.com/en/contact>

---

Application Note 6269: <https://www.maximintegrated.com/en/an6269>

APPLICATION NOTE 6269, AN6269, AN 6269, APP6269, Appnote6269, Appnote 6269

© 2014 Maxim Integrated Products, Inc.

The content on this webpage is protected by copyright laws of the United States and of foreign countries. For requests to copy this content, [contact us](#).

Additional Legal Notices: <https://www.maximintegrated.com/en/legal>