APPLICATION NOTE 6208
EXTENDING I²C COMMUNICATION DISTANCE WITH THE DS28E17

By: Stewart Merkel, Senior Application Engineer

Abstract: Systems are increasingly requiring greater distances for I²C buses. This article explains how the DS28E17 can be used to extend the distance of I²C devices while decreasing cost.

Introduction

The maximum distance of an I²C bus depends on the capacitive loading. In typical applications, the length is limited to a few meters in standard mode. This is because a system has to be built to accommodate a maximum bus capacitance of 400pF to meet rise time requirements listed in the I²C bus specification (Rev. 6 – 4 April 2014). To achieve greater distances by operating above the maximum allowable bus capacitance, the I²C bus specification allows operating at a lower speed, using higher drive output devices, dividing the bus into segments with bus buffers, or the use of switched pullup circuits. While on the surface these methods may seem viable, they either do not meet the long-distance requirements or significantly increase the cost. An alternative is to use the DS28E17 1-Wire-to-I²C Master Bridge.

Arrangement

The DS28E17 1-Wire-to-I²C Master Bridge takes a different approach by utilizing the 1-Wire® protocol as shown in Figure 1. The distance can be extended because the protocol can tolerate a larger amount of bus capacitance. The use of a single-conductor twisted pair for the 1-Wire bus and ground return keeps the solution costs low.
Examination
By using a few simple circuit fundamentals, the circuit in Figure 1 bus capacitance can be examined. Here are basic steps to take:

1) Determine the capacitance of each element in the system.
   - CAT5E cable capacitance per meter: 52pF/m
   - Near-end input capacitance (i.e., µC or DS2484): 10pF
   - Far-end input capacitance (i.e., DS28E17): 15pF

2) Calculate the total 1-Wire bus capacitance in the system for your length of cable.
   \[
   C_{BUS} = (C_{CABLE \ per \ meter} \times \ Length) + C_{Near\ End} + C_{Far\ End}
   \]
   \[
   C_{BUS} = (52pF \times 100m) + 10pF + 15pF
   \]
   \[
   C_{BUS} = 5.23nF
   \]

3) Determine the 1-Wire master capacitive drive capability (i.e., µC or DS2484). This needs to be determined for low-to-high transitions (i.e., the rising edge) because this is affected the most by bus capacitance. A high-to-low transition (i.e., the falling edge) is always driven by the 1-Wire master with a decent pulldown (i.e., ~8mA) and can usually be ignored.
Set the timeslot timing limits to allow maximum rise time.
   i. \( t_{RL} = t_{W1L} \) value set in firmware: 5µs
   ii. \( t_{MSR} \) value set in firmware: 15µs

\mu C\ capacitive drive capability:
   i. \( R_{PUP} \) value: 680Ω
   ii. Determine the rise time for two time constants (2\( \tau \) or 86.5% of \( V_{CC} \)). This is set by the DS28E17's standard speed read timeslot requirements for long lines and the \( \mu C \)'s \( V_{IHmax} \) parameter (e.g. usually in a range of \( V_{CC} \times 0.6 \) to \( V_{CC} \times 0.85 \) for most systems).

\[
\tau \approx \frac{t_{MSRmax} - t_{RLmin}}{2}
\]

\[
\tau \approx \frac{15\mu s - 5\mu s}{2} \approx 5\mu s
\]

iii. Using first-order RC circuit approximation yields the maximum capacitive drive capability allowed for the system with the \( \mu C \).

\[
c_{BUSmax} = \frac{\tau}{R_{PUP}}
\]

\[
c_{BUSmax} = \frac{5\mu s}{680} = 7.35nF
\]

The DS2484 capacitive drive capability is more advanced since it has the option of using an active pullup (low-impedance transistor) which should always be used when communicating with the DS28E17. In bench testing, the results show a \( C_{BUSmax} \) limit of 15nF at 3.3V when the 1-Wire is set to standard speed.

4) Verify that the 1-Wire bus capacitance does not exceed the capacitive drive capability of the 1-Wire master.

   - \( \mu C \) check: \( C_{BUS} < C_{BUSmax} \) (i.e., 5.23nF < 7.35nF).
   - DS2484 check: \( C_{BUS} < C_{BUSmax} \) (i.e., 5.23nF < 15nF).

5) Adjust the 1-Wire recovery time (\( t_{REC} \)) for long lines in the 1-Wire master's firmware.

   - \( \mu C \)'s firmware set to: \( t_{REC,FW} = 2 \tau + t_{RECmin} \) (i.e., 15µs = 2 x 5µs + 5µs).
   - DS2484's firmware set to: \( t_{REC,FW} = \tau + t_{RECmin} \) (i.e., 10µs = 5µs + 5µs).

**Summary**

This application note provides an alternative method to extend an \( I^2C \) bus. It also provides basic equations and the design philosophy to check the bus capacitance in a long line application with the DS28E17.
<table>
<thead>
<tr>
<th>Related Parts</th>
<th>Free Samples</th>
</tr>
</thead>
<tbody>
<tr>
<td>DS2482-100 Single-Channel 1-Wire Master</td>
<td></td>
</tr>
<tr>
<td>DS2484 Single-Channel 1-Wire Master with Adjustable Timing and Sleep Mode</td>
<td></td>
</tr>
<tr>
<td>DS28E17 1-Wire®-to-\textsuperscript{2} C Master Bridge</td>
<td></td>
</tr>
</tbody>
</table>

More Information
For Technical Support: https://www.maximintegrated.com/en/support
For Samples: https://www.maximintegrated.com/en/samples
Other Questions and Comments: https://www.maximintegrated.com/en/contact

Application Note 6208: https://www.maximintegrated.com/en/an6208
APPLICATION NOTE 6208, AN6208, AN 6208, APP6208, Appnote6208, Appnote 6208
© 2014 Maxim Integrated Products, Inc.
The content on this webpage is protected by copyright laws of the United States and of foreign countries.
For requests to copy this content, contact us.