APPLICATION NOTE 6034

HOW TO SELECT AND DESIGN AMPLIFIER BUFFER AND PASSIVE COMPONENTS TO OPTIMIZE PERFORMANCE FOR THE MAX11905 EVALUATION KITS

By: Kien Mach

Abstract: The MAX11905EVKIT# and the MAX11905DIFEVKIT# are two different evaluation kits to demonstrate the MAX11905, 20-bit, 1.6Msps, low-power fully differential SAR ADC. Each kit includes two solutions for the analog front end. The first is design is for low offset and low noise for DC input. The latter is design for high SFDR and low noise for AC input. Details of each design are described in this application note.

Overview

The MAX11905 is a 20-bit, 1.6Msps, low-power fully differential SAR ADC. Both the MAX11905EVKIT# and the MAX11905DIFEVKIT# use a MAX6126, 3.0V voltage reference (VREF). Both inputs of the ADC expect a voltage of 0V to VREF. The differential input range is from (-VREF) to VREF. For the ADC to achieve excellent performance, the proper amplifiers and lowpass filters must be placed at the inputs of the ADC (Figure 1).

Figure 1. Lowpass filter at MAX11905.
Lowpass Filter at ADC Input

When selecting a capacitor for the lowpass filter, the voltage rating and capacitor type play an important role on performance. C0G/NP0-type capacitors are the most stable with respect to the frequency and temperature coefficient (±30ppm/°C). Since the capacitor is constantly switching, selecting the highest voltage rating possible ensures the capacitor holds its capacitance. Chances are there is a constraint on the PCB space and forces the use of a smaller case size. The capacitor value selected must depend on the sampling capacitor \( C_{\text{samp}} = 30\text{pF} \) of the MAX11905, which is used to hold the charge of the input voltage.

\[
Q = C_{\text{SAM}} V_{\text{REF}} \times 2
\]

\[
Q = (30\text{pF})(6\text{V}) = 180\text{pC}
\]

1 LSB is 2.86µV when \( V_{\text{REF}} \) is 3V.

\[
Q = C_{\text{IN}} V_{\text{LSB}}
\]

\[
180\text{pC} = C(2.86\mu\text{V})
\]

\[
C_{\text{IN}} \approx \frac{180\text{pC}}{2.86\mu\text{V}} \approx 63\mu\text{F}
\]

63µF is a large capacitance load for the operational amplifier (op amp) to drive. Using 5% of the op amp to drive the charge is given by the equation below:

\[
Q = C_{\text{Q}}(0.05)(V_{\text{REF}})
\]

\[
180\text{pC} = C_{\text{IN}}(0.05)(3\text{V})
\]

\[
C_{\text{IN}} = \frac{180\text{pC}}{0.15\text{V}} = 1200\text{pF}
\]

Keep in mind that the MAX11905 has fully differential inputs, which means we need to divide the capacitance half for the 1200pF to be seen at the inputs.

The resistor also needs careful consideration, selecting one with very good tolerance and temperature coefficient. When designing for the MAX11905, 0.1% and 10ppm resistors are used at the ADC analog inputs. The time constant of the lowpass filter is set as:
\[ T_{IN} = R_{IN}C_{IN} \]  \hspace{1cm} (Eq. 2)

The minimum acquisition time of the MAX11905 is:

\[ T_{ACQ(MIN)} \geq kT_{IN} \]  \hspace{1cm} (Eq. 3)

where \( k \) is the constant multiplier for 20 bits. \( k = 15 \).

\[ 100\text{ns} \geq 15(t_{IN}) \]

\[ t_{IN} \geq 6.67\text{ns} \]

\[ R_{IN} = \frac{T_{IN}}{C_{IN}} = \frac{6.67\text{ns}}{600\text{pF}} = 11.1\Omega \]

The resistor can round down to a more obtainable value like 10Ω. Below is the frequency for the zero.

\[ f_{ZERO} = \frac{1}{2\pi R_{IN}C_{IN}} \]  \hspace{1cm} (Eq. 4)

\[ f_{ZERO} = \frac{1}{2\pi(10\Omega)(600\text{pF})} \approx 26.5\text{MHz} \]

The 26.5MHz is very high because the MAX11905 maximum bandwidth is 20MHz. The passive components selected are a good starting point but adjustments are needed before designing into the circuit. We will make one component change at a time to determine if we are moving in the right direction. To simplify the trial stage, we tested between 1200pF and 4000pF single-ended (or 600pF to 2000pF differential) and notice results improve up until 4000pF. Therefore, we made \( C_{IN} \) equal to 4000pF.

\[ f_{ZERO} = \frac{1}{2\pi(10\Omega)(4000\text{pF})} \approx 4\text{MHz} \]

Keep in mind that the MAX11905 has fully differential inputs which means we need to divide the capacitance in half. We will call this capacitor \( C_{IN(PCB)} \).

\[ C_{IN(PCB)} = 2000\text{pF} \]

**Operational Amplifier**

When selecting an operational amplifier (op amp), consider the following specification: gain bandwidth, THD, and low noise.

The op amp selected is the **MAX9632** (Figure 2) using a ±15V supply. The op amp specifications of interest are below:

Gain bandwidth \( (f_{UNITY}) = 55\text{MHz} \), cover the MAX11905 full bandwidth

THD = 128dB, provides better THD than the MAX11905

Input noise density = 0.94nV/√Hz, ensures overall SNR is not degraded.
Figure 2. Op amp and lowpass filter at the input of the MAX11905.

With the R-C components selected, we can calculate the pole and decide if the lowpass filter is adequate for our design.

\[
f_{\text{POLE}} = \frac{1}{2\pi (R_o + R_{\text{IN}}) C_{\text{IN}}}
\]  
(Eq. 5)

where \( R_o \) is the output impedance of the MAX9632.

\[
f_{\text{POLE}} = \frac{1}{2\pi (45\Omega + 10\Omega)(4000\text{ pF})} \approx 723\text{ kHz}
\]

The equations below will calculate the gain at the pole, \( A_{\text{POLE}} \), and zero, \( A_{\text{ZERO}} \).

\[
A_{\text{POLE}} = -20\log \left( \frac{f_{\text{POLE}}}{f_{\text{UNITY}}} \right)
\]  
(Eq. 6)

\[
A_{\text{POLE}} = -20\log \left( \frac{723\text{ kHz}}{55\text{ MHz}} \right) \approx 37.6\text{ dB}
\]

\[
A_{\text{ZERO}} = A_{\text{POLE}} - 40\log \left( \frac{f_{\text{ZERO}}}{f_{\text{POLE}}} \right)
\]  
(Eq. 7)

\[
A_{\text{ZERO}} = 37.6\text{ dB} - 40\log \left( \frac{4\text{ MHz}}{723\text{ kHz}} \right) \approx 7.88\text{ dB}
\]

The closed-loop frequency is given by:
The first stage of op amps provides differential inputs in inverting configuration. The 2kΩ network (see Figure 3) creates a gain of -1V/V and with an input common-mode voltage of 1.5V. The second stage of op amps provides additional buffering. As always, choose 0.1% and 10ppm resistors along the analog input path. Between the two stages lies another lowpass filter at 18.5kHz using a similar equation like Equation 4. The capacitors in this filter have voltage ratings above 250V and are the C0G/NP0 type.

![Figure 3. Analog front-end of the MAX11905 EV kit.](image)

**Differential Op Amp**

The differential op amp that was selected is the **MAX44205** using a ±5V supply. This differential op amp was made specifically for high-resolution ADCs like the MAX11905. Figure 4 shows the analog front-end schematic of the MAX11905 Differential EV kit. The key specification to consider in the MAX44205 is the same like all op amps.

- Gain bandwidth = 400MHz
- THD = 130dB
- Input noise density = 3.1nV/√Hz

The lowpass filter used in the MAX11905 EV kit with the MAX9632 design is a good starting point for our design. Why? The differential amplifier has very low output impedance and does not need the same attention as the MAX9632 in frequency response. It is more stable! More focus is on the gain setting and the lowpass filter of the feedback, which is used to filter any harmonics of the input signal. Normally, the gain would be 1V/V but since the

\[
f_{CL} = f_{IN} \left( \frac{A_{\text{ZERO}}}{10} \right) \]

\[
f_{CL} = 4 \text{MHz} \left( \frac{7.88 \text{dBV}}{10} \right) = 9.91 \text{MHz}
\]

(Eq. 8)
When designing for the MAX11905, 0.1% and 10ppm resistors are used at the analog input path. Matching the resistors and symmetric traces is very critical, especially in the differential op amp and ADC designs.

\[ f_{FB} = \frac{1}{2\pi R_{FB} C_{FB}} \]  

(Eq. 8)

\[ f_{FB} = \frac{1}{2\pi (1k\Omega)(9.4nF)} = 16.9kHz \]

This falls within range when we use a 10kHz sine wave.

**Results**

The MAX11905 EV kit with the MAX9632 provides low offset and noise for DC input. Figure 5 displays the histogram and to the right is the data where both MAX11905 analog inputs are connected to ground. The standard deviation is 4.73 LSB and the peak-to-peak noise is 42 LSB.
The MAX11905 Differential EV kit with the MAX44205 provides low SFDR and low noise for AC input. The input signal that goes into the MAX44205 is a near full-scale, 10.208kHz sine wave that is converted by the MAX11905. Figure 6 is the FFT graph when the MAX11905 is coherent sampling at 1.5Msps. The data on the right shows the SFDR is 118.2dB, THD is -114.9dB, SNR and SINAD are both 97.4dB.
Conclusion

The results shown from both evaluation kits will make designing the analog front-end a more simple task. The user only needs to select one from the MAX11905 EV kit or the MAX11905 Differential EV kit. Depending if the design calls for low offset and low noise for DC input in the MAX11905EVKIT#, or low SFDR and low noise for AC input in the MAX11905DIFEVKIT#.

Related Parts

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
<th>Free Samples</th>
</tr>
</thead>
<tbody>
<tr>
<td>MAX11905</td>
<td>20-Bit, 1.6Msps, Low-Power, Fully Differential SAR ADC</td>
<td>Free Samples</td>
</tr>
<tr>
<td>MAX11905DIFEVKIT</td>
<td>Evaluation Kit for the MAX11905</td>
<td></td>
</tr>
<tr>
<td>MAX11905EVKIT</td>
<td>Evaluation Kit for the MAX11900, MAX11901, MAX11902, MAX11903, MAX11904, and MAX11905</td>
<td></td>
</tr>
<tr>
<td>MAX44205</td>
<td>180MHz, Low-Noise Fully Differential SAR ADC Driver</td>
<td>Free Samples</td>
</tr>
<tr>
<td>MAX6126</td>
<td>Ultra-High-Precision, Ultra-Low-Noise, Series Voltage Reference</td>
<td>Free Samples</td>
</tr>
<tr>
<td>MAX9632</td>
<td>36V, Precision, Low-Noise, Wide-Band Amplifier</td>
<td>Free Samples</td>
</tr>
</tbody>
</table>