



Keywords: T1, E1, transmit pulse, template

APPLICATION NOTE 3619

DS26334 and DS26324 Transmit Pulse Control

Sep 16, 2005

Abstract: The DS26334 and DS26324 line interface units (LIUs) contain precise methods for making minor or major changes to the output pulse. This application note provides the information required to access factory test registers that allow the transmit waveform to be modified to meet a wide variety of application requirements.

With the addition of network-protection components and/or the need to route signals through connectors and other PCB requirements, it is sometimes necessary to manipulate the transmit waveform.

T1 and E1 Transmit Waveform Programmable Sections

The DS26334 and DS26324 contain registers that provide control for the transmit pulse in two major areas, amplitude and timing. T1 and E1 transmit pulses are divided into sections, each of which can be manipulated to provide the desired waveform. **Figure 1** shows how the T1 pulse is divided and the registers that control each section. **Figure 2** provides the same information for the E1 pulse.

T1 and E1 Transmit Waveform Amplitude Control

The amplitude of the DS26334 and DS26324 transmit pulse can be controlled in two ways.

1. Adjusting the DAC gain
The LITXLAE register bits DAC[3:0] provide positive and negative adjustment of all the T1 or E1 levels simultaneously.
2. Partial waveform level adjustment
The WLA[3:0] bits of the level adjustment registers provide fine-tuning of specific sections of the waveform. The step size of the voltage level will change in proportion to the programmed DAC gain. If the DAC gain is increased by 10%, the step sizes will also increase by 10%.

T1 and E1 Transmit Waveform Timing Control

The timing of the DS26334 and DS26324 transmit pulse levels are controlled by the CEA[2:0] bits of the level adjustment registers. Each edge can be moved in both positive and negative directions in increments of 1/32 of TCLK.

General Recommendations

Modifying the DAC gain is the easiest method of controlling the amplitude of the transmit pulse because it will control the entire waveform with only one register change. Using the DAC gain first will allow for minimal (if any) modifications of the individual level adjustment registers.

The maximum output of the DAC will be affected by V_{DD} . At lower levels of V_{DD} , the maximum DAC gain setting might be unattainable. Changing V_{DD} will also affect the maximum voltage attainable by the line driver's output stage.

Negative values do not use signed integer representation. The MSB is the sign bit and the LSBs represent magnitude, irrespective of sign. For example, a -3 in a WLA[3:0] register would be 1011b (bit 3 set to 1 means negative, 011 in the next three bits is magnitude 3) not 1101b (4-bit signed integer representation).




Figure 1. T1 pulse control sections.

T1 Pulse Control Sections

- Overshoot (1)
Register LTXLAA WLA[4:0]
- Clock Edge (1CE)
Register LTXLAA CEA[2:0]
(1CE) = Clock edge transition from overshoot to plateau
- Plateau (2)
Register LTXLAB WLA[4:0]
- Clock Edge (2CE)
Register LTXLAB CEA[2:0]
(2CE) = Clock edge transition from plateau to falling edge
- Undershoot (3)
Register LITXLAC WLA[4:0]
- Clock Edge (3CE)

- Register LITXLAC CEA[2:0]
(3CE) = Clock edge transition from falling edge to end of undershoot (3)
- Undershoot (4)
Register LITXLAD WLA[4:0]
- Clock Edge (4CE)
Register LITXLAD CEA[2:0]
(4CE) = Clock edge transition from end of undershoot (3) to end of undershoot (4)
- Undershoot (5)
Register LITXLAC WLA[4:0]




Figure 2. E1 pulse control sections.

E1 Pulse Control Sections

- Overshoot (1)
Register LTXLAA WLA[4:0]
- Clock Edge (1CE)
Register LTXLAA CEA[2:0]
(1CE) = Clock edge transition from overshoot to plateau
- Plateau (2)
Register LTXLAB WLA[4:0]
- Clock Edge (2CE)
Register LTXLAB CEA[2:0]
(2CE) = Clock edge transition from plateau to falling edge

Note: Registers LITXAC, LITXAD, and LITXAE are not used in E1 mode.

LIU Test Register Descriptions

Register Name: ADDP

Register Description: Address pointer

Register Address: 1Fh, 3Fh

Bit #	7	6	5	4	3	2	1	0
Name	ADDP7	ADDP6	ADDP5	ADDP4	ADDP3	ADDP2	ADDP1	ADDP0
Default	0	0	0	0	0	0	0	0

Bit 7 to 0: Address pointer (ADDP). This pointer is used to switch between pointing to the primary registers, the secondary registers, individual registers, BERT registers, and all the test registers. (See **Table 1** for bank selection and **Table 2** for the LIU test bank registers.)

Table 1. Address Pointer Bank Selection

ADDP @ 1Fh ADDP7 to ADDP0 (Hex)	LIU 1-8 Bank Name
00	Primary bank
AA	Secondary bank
01	Individual LIU bank
02	BERT bank
03	Reserved
04	LIU1 test bank
05	LIU2 test bank
06	LIU3 test bank
07	LIU4 test bank
08	LIU5 test bank
09	LIU6 test bank
0A	LIU7 test bank
0B	LIU8 test bank
ADDP @ 3Fh ADDP7 to ADDP0 (Hex)	LIU 9-16 Bank Name
00	Primary bank
AA	Secondary bank
01	Individual LIU bank
02	BERT bank
03	Reserved
04	LIU9 test bank
05	LIU10 test bank
06	LIU11 test bank
07	LIU12 test bank

08	LIU13 test bank
09	LIU14 test bank
0A	LIU15 test bank
0B	LIU16 test bank

Table 2. LIU 1 Test Bank (Repeated for Each LIU)

Addr	Abbr	Description
00	L1TXLAA	LIU 1 Tx level adjust A (test register)
01	L1TXLAB	LIU 1 Tx level adjust B (test register)
02	L1TXLAC	LIU 1 Tx level adjust C (test register)
03	L1TXLAD	LIU 1 Tx level adjust D (test register)
04	L1TXLAE	LIU 1 Tx level adjust E (test register)

Detailed LIU Test Register Documentation

There is one bank of these registers for each LIU.

Register Name: LTXLAA
 Register Description: LIU Tx level adjust A (overshoot voltage)
 Register Address: 00H
 Read/Write Function R/W

Bit #	7	6	5	4	3	2	1	0
Name	WLA4	WLA3	WLA2	WLA1	WLA0	CEA2	CEA1	CEA0
Default	0	0	0	0	0	0	0	0

Bits 7 to 3 : Transmit waveform levels adjust for output level 1 (WLA[4:0]). Moves magnitude from default $\pm 360\text{mV}$.

Bit 7 = sign bit ("1" means negative)
 Bits 6 to 3 = magnitude (unsigned)
 i.e, 24mV is LSB step size

Bits 2 to 0 : Clock edge adjust (CEA[2:0]). Moves clock edge ± 3 32x-clks from default

<2> = sign bit ("1" means negative)
 <1:0> = number of 32x-clks to move (unsigned)

Register Name: LTXLAB
 Register Description: LIU Tx level adjust B (plateau voltage)
 Register Address: 01H
 Read/Write Function R/W

Bit #	7	6	5	4	3	2	1	0
Name	WLA4	WLA3	WLA2	WLA1	WLA0	CEA2	CEA1	CEA0
Default	0	0	0	0	0	0	0	0

Bits 7 to 3 : Transmit waveform levels adjust for output level 2 (WLA[4:0]). Moves magnitude from default $\pm 360\text{mV}$

Bit 7 = sign bit ("1" means negative)

Bits 6 to 3 = magnitude (unsigned)

i.e, 24mV is LSB step size

Bits 2 to 0 : Clock Edge Adjust (CEA[2:0]). Moves clock edge ± 3 32x-clks from default

<2> = sign bit ("1" means negative)

<1:0> = number of 32x-clks to move (unsigned)

Register Name: LITXLAC

Register Description: LIU Tx level adjust C (undershoot voltage #1)

Register Address: 02H

Read/Write Function R/W

Bit #	7	6	5	4	3	2	1	0
Name	WLA4	WLA3	WLA2	WLA1	WLA0	CEA2	CEA1	CEA0
Default	0	0	0	0	0	0	0	0

Bits 7 to 3 : Transmit waveform levels adjust for output level 3 (WLA[4:0]). Moves magnitude from default $\pm 360\text{mV}$

Bit 7 = sign bit ("1" means negative)

Bits 6 to 3 = magnitude (unsigned)

i.e, 24mV is LSB step size

Bits 2 to 0 : Clock edge adjust (CEA[2:0]). Moves clock edge ± 3 32x-clks from default

<2> = sign bit ("1" means negative)

<1:0> = number of 32x-clks to move (unsigned)

Register Name: LITXLAD

Register Description: LIU Tx level adjust D (undershoot voltage #2)

Register Address: 03H
 Read/Write Function R/W

Bit #	7	6	5	4	3	2	1	0
Name	WLA4	WLA3	WLA2	WLA1	WLA0	CEA2	CEA1	CEA0
Default	0	0	0	0	0	0	0	0

Bits 7 to 3 : Transmit waveform levels adjust for output level 4 (WLA[4:0]). Moves magnitude from default $\pm 360\text{mV}$

Bit 7 = sign bit ("1" means negative)
 Bits 6 to 3 = magnitude (unsigned)
 i.e, 24mV is LSB step size

Bits 2 to 0 : Clock edge adjust (CEA[2:0]). Moves clock edge ± 3 32x-clks from default

<2> = sign bit ("1" means negative)
 <1:0> = number of 32x-clks to move (unsigned)

Register Name: LITXLAE
 Register Description: LIU Tx level adjust E (undershoot voltage #3)
 Register Address: 04H
 Read/Write Function R/W

Bit #	7	6	5	4	3	2	1	0
Name	WLA4	WLA3	WLA2	WLA1	WLA0	CEA2	CEA1	CEA0
Default	0	0	0	0	0	0	0	0

Bits 7 to 4 : Transmit waveform levels adjust for output level 5 (WLA[3:0]). Moves magnitude from default $\pm 180\text{mV}$

Bit 7 = sign bit ("1" means negative)
 Bits 6 to 4 = magnitude (unsigned)
 i.e, 24mV is LSB step size

Bits 3 to 0 : DAC gain adjust (DAC[3:0]).

The following settings change the gain of the DAC.

- 0000 – Nominal DAC gain (default)
- 0001 – DAC gain +2.6%
- 0010 – DAC gain +5.3%
- 0011 – DAC gain +8%
- 0100 – DAC gain +11.1%

- 0101 – DAC gain +14.2%
- 0110 – DAC gain +17.7%
- 0111 – DAC gain +21.3%
- 1000 – DAC gain –2.2%
- 1001 – DAC gain –4.88%
- 1010 – DAC gain –7.11%
- 1011 – DAC gain –8.88%
- 1100 – DAC gain –11.11%
- 1101 – DAC gain –12%
- 1110 – DAC gain –15.1%
- 1111 – DAC gain –16.4%

T1 and E1 Transmit Waveform Data

The following data was taken using the DS26324DK and is representative of the expected results for both the DS26334 and DS26324. The data is provided as a guideline for determining the range and method of using the level adjustment registers for controlling the amplitude and timing of the T1 and E1 transmit pulses. The data was taken at room temperature with a 3.3V V_{DD} .






Figure 3. T1 normal operation.

T1 Mode
Min Overshoot (1) = 3.26V
Max Clock Edge (1CE) = 134nS




T1 Min Overshoot (1) Max (1CE)

T1 Mode
Max Overshoot (1) = 4.06V
Min Clock Edge (1CE) = 48nS




T1 Max Overshoot (1) Min (1CE)

T1 Mode
Max Plateau (2) = 3.89V
Normal Clock Edge (2CE) = 262nS




T1 Max Plateau (2) Normal (2CE)

T1 Mode
Max Plateau (2) = 3.89V
Max Clock Edge (2CE) = 308nS




T1 Max Plateau (2) Max (2CE)

T1 Mode
Min Undershoot (3) = -651mV
Max Clock Edge (3CE) = 396nS




T1 Min Undershoot (3) Max (3CE)

T1 Mode
Max Undershoot (3) = -1.43V
Min Clock Edge (3CE) = 308nS




T1 Max Undershoot (3) Min (3CE)

T1 Mode
Max Undershoot (3) = -1.43mV
Normal Clock Edge (3CE) = 346nS




T1 Max Undershoot (3) Norm (3CE)

T1 Mode
Max Undershoot (3) = -1.43V
Max Clock Edge (3CE) = 396nS




T1 Max Undershoot (3) Max (3CE)

T1 Mode
Min Undershoot (4) = -155mV
Max Clock Edge (4CE) = 452nS




T1 Min Undershoot (4) Max (4CE)

T1 Mode
Max Undershoot (4) = -837mV
Min Clock Edge (4CE) = 380nS




T1 Max Undershoot (4) Min (4CE)

T1 Mode
Max Undershoot (4) = -837mV
Normal Clock Edge (4CE) = 418nS




T1 Max Undershoot (4) Normal (4CE)

T1 Mode
Max Undershoot (4) = -837mV
Max Clock Edge (4CE) = 452nS




T1 Max Undershoot (4) Max (4CE)

T1 Mode
Min Undershoot (5) = -109V




T1 Min Undershoot (5)

T1 Mode
Max Undershoot (5) = -217V




T1 Max Undershoot (5)

T1 Mode
Entire Pulse
Min DAC Level
Min Overshoot (1), Plateau (2)




T1 Min DAC Min Overshoot (1) Plateau (2)

T1 Mode
Entire Pulse
Min DAC Level
No Overshoot (1), Plateau (2)




T1 Min DAC No Overshoot (1) Plateau (2)

T1 Mode
Entire Pulse
Max DAC Level
No Overshoot (1), Plateau (2)




T1 Max DAC No Overshoot (1) Plateau (2)

T1 Mode
Entire Pulse
Max DAC Level
Max Overshoot (1), Plateau (2)




T1 Max DAC Max Overshoot (1) Plateau (2)

T1 Mode
Entire Pulse
Min DAC Level
Min Overshoot (1), Plateau (2)




T1 Min DAC Min Overshoot (1) Plateau (2)

T1 Mode
Entire Pulse
Min DAC Level
No Overshoot (1), Plateau (2)




T1 Min DAC No Overshoot (1) Plateau (2)

T1 Mode
Entire Pulse
Max DAC Level
No Overshoot (1), Plateau (2)



T1 Max DAC No Overshoot (1) Plateau (2)

T1 Mode
Entire Pulse
Max DAC Level
Max Overshoot (1), Plateau (2)



T1 Max DAC Max Overshoot (1) Plateau (2)






Figure 4. E1 120Ω normal operation.

E1 120 Ohm Mode
Min Overshoot (1) = 3.16V
Max Clock Edge (1CE) = 106ns




E1 120 Min Overshoot (1) Max (1CE)

E1 120 Ohm Mode
Max Overshoot (1) = 3.93V
Min Clock Edge (1CE) = 90ns




E1 120 Max Overshoot (1) Min (1CE)

E1 120 Ohm Mode
 Max Overshoot (1) = 3.93V
 Normal Clock Edge (1CE) = 98nS




E1 120 Max Overshoot (1) Normal (1CE)

E1 120 Ohm Mode
 Max Overshoot (1) = 3.93V
 Max Clock Edge (1CE) = 106nS




E1 120 Max Overshoot (1) Max (1CE)

E1 120 Ohm Mode
 Min Plateau (2) = 3.07V
 Max Clock Edge (2CE) = 286nS




E1 120 Min Plateau (2) Max (2CE)

E1 120 Ohm Mode
 Max Plateau(2) = 3.81V
 Min Clock Edge (2CE) = 196nS




E1 120 Max Plateau (2) Min (2CE)

E1 120 Ohm Mode
 Max Plateau (2) = 3.81V
 Normal Clock Edge (2CE) = 242nS




E1 120 Max Plateau (2) Norm (2CE)

E1 120 Ohm Mode
 Max Plateau (2) = 3.81V
 Max Clock Edge (2CE) = 286nS




E1 120 Max Plateau (2) Max (2CE)

**E1 120 Ohm Mode
Entire Pulse
Min DAC Level
Min Overshoot (1), Plateau (2)**




E1 120 Min DAC Min Overshoot (1) Plateau (2)

**E1 120 Ohm Mode
Entire Pulse
Min DAC Level
No Overshoot (1), Plateau (2)**




E1 120 Min DAC No Overshoot (1) Plateau (2)

**E1 120 Ohm Mode
Entire Pulse
Max DAC Level
No Overshoot (1), Plateau (2)**



E1 120 Max DAC No Overshoot (1) Plateau (2)

**E1 120 Ohm Mode
Entire Pulse
Max DAC Level
Max Overshoot (1), Plateau (2)**



E1 120 Max DAC Max Overshoot (1) Plateau (2)






Figure 5. E1 75 Ω normal operation.


E1 75 Ohm Mode
Min Overshoot (1) = 2.18V
Max Clock Edge (1CE) = 108ns



E1 75 Ohm Mode
Max Overshoot (1) = 2.83V
Min Clock Edge (1CE) = 38ns




E1 75 Ohm Mode
 Max Overshoot (1) = 2.93V
 Normal Clock Edge (1CE) = 60nS




E1 75 Max Overshoot (1) Norm (1CE)

E1 75 Ohm Mode
 Max Overshoot (1) = 3.0V
 Max Clock Edge (1CE) = 108nS




E1 75 Max Overshoot (1) Max (1CE)

E1 75 Ohm Mode
 Min Plateau (2) = 2.27V
 Max Clock Edge (2CE) = 288nS




E1 75 Min Plateau (2) Max (2CE)

E1 75 Ohm Mode
 Max Plateau(2) = 2.95V
 Min Clock Edge (2CE) = 196nS




E1 75 Max Plateau (2) Min (2CE)

E1 75 Ohm Mode
 Max Plateau (2) = 2.95V
 Normal Clock Edge (2CE) = 242nS




E1 75 Max Plateau (2) Normal (2CE)

E1 75 Ohm Mode
 Max Plateau (2) = 2.95V
 Max Clock Edge (2CE) = 288nS




E1 75 Max Plateau (2) Max (2CE)


**E1 75 Ohm Mode
Entire Pulse
Min DAC Level
Min Overshoot (1), Plateau (2)**




**E1 75 Ohm Mode
Entire Pulse
Min DAC Level
No Overshoot (1), Plateau (2)**



**E1 75 Ohm Mode
Entire Pulse
Max DAC Level
No Overshoot (1), Plateau (2)**



**E1 75 Ohm Mode
Entire Pulse
Max DAC Level
Max Overshoot (1), Plateau (2)**



DS26334 and DS26324 Information

For more information about our products, please consult the data sheets available on our website at [T/E Carrier and Packetized Products](#).

If you have further questions concerning the operation of Maxim devices, please contact the [Telecommunication Applications support team](#).

Related Parts

DS26324	3.3V, 16-Channel, E1/T1/J1 Short-Haul Line Interface Unit	Free Samples
DS26334	3.3V, 16-Channel, E1/T1/J1 Short/Long-Haul Line Interface Unit	Free Samples

More Information

For Technical Support: <http://www.maximintegrated.com/support>
For Samples: <http://www.maximintegrated.com/samples>
Other Questions and Comments: <http://www.maximintegrated.com/contact>

Application Note 3619: <http://www.maximintegrated.com/an3619>
APPLICATION NOTE 3619, AN3619, AN 3619, APP3619, Appnote3619, Appnote 3619
© 2012 Maxim Integrated Products, Inc.
Additional Legal Notices: <http://www.maximintegrated.com/legal>