


Keywords: AT&T, T7270, microprocessor interface, T1, E1, T1/E1, SCT, single chip transceiver, transceivers, SCTs, microprocessor

APPLICATION NOTE 304

DS2151, DS2153 Interfacing to the AT&T T7270

May 01, 2001


Abstract: Application Note 304 provides a logical diagram of the interface of the Dallas Semiconductor/Maxim DS2151 T1 single chip transceiver (SCT) and DS2153 E1 SCT to the AT&T T7270.



Notes:

1. CMS = 0 in the T7270.
2. Gate #1 is used to condition the frame sync to meet the timing requirements of the T7270.
3. In the master, no elastic stores are enabled; in the slave, both the receive and the transmit side elastic stores are enabled.
4. A "loop-timed" application is shown.

5. In the master, RCHBLK is programmed to go high during the last channel.
6. Timing is shown below:



More Information

For Technical Support: <http://www.maximintegrated.com/support>

For Samples: <http://www.maximintegrated.com/samples>

Other Questions and Comments: <http://www.maximintegrated.com/contact>

Application Note 304: <http://www.maximintegrated.com/an304>

APPLICATION NOTE 304, AN304, AN 304, APP304, Appnote304, Appnote 304

Copyright © by Maxim Integrated Products

Additional Legal Notices: <http://www.maximintegrated.com/legal>